Design MU0 - a simple microprocessor with FPGA
This tutorial will cover the design of a simple system-on-a-chip in VHDL, with an emphasis on the development and simulation of a testbench for the mu0 microprocessor. The mu0 and its associated RAM is treated as black boxes, and a testbench is developed around them. The VHDL design of the mu0 can be downloaded from the webpage.
Material Type: Presentation
Technical Format: HTML/Text
Date Added to MERLOT: May 04, 2006
Date Modified in MERLOT: January 21, 2012
Submitter: LI CHEN
Primary Audience: College General Ed
Mobile Compatibility: Not specified at this time
Cost Involved: no
Source Code Available: no
Accessiblity Information Available: no
Creative Commons: unsure
Browse in Categories
Discussion for Design MU0 - a simple microprocessor with FPGA
2 years ago
Gina Smith (Faculty)
Nice tutorial for the time period it was written. Tools are dated but nice step by step instructions. I have introduced my students to very similar information.
Initially tutorial didn't show up got some different page.
Time spent reviewing site: 10 mins