Material Detail
Lab 1 - Introduction to Quartus II
This lab activity from the Digital Logic Project is designed to familiarize students with using many of the common aspects of the Quartus II software for digital logic design. Students will create a new project, create a new vhdl file, use the MegaWizard Plug-In Manager, compile the design, plan and manage I/O assignments, apply timing analysis using the TimeQuest Timing Analyzer, write Synopsys Design Contraint (SDC) files, and program a design onto the Altera DE2 Development Board.
Quality
- User Rating
- Comments
- Learning Exercises
- Bookmark Collections
- Course ePortfolios
- Accessibility Info
More about this material
- Material Type:
- Assignment
- Date Added to MERLOT:
- July 18, 2016
- Date Modified in MERLOT:
- July 18, 2016
- Author:
- Michigan Technological University
- Submitter:
-
Barbra Bied Sperling
