Material Detail

Lab 5 - A VHDL Reaction Timer

Lab 5 - A VHDL Reaction Timer

This lab activity from the Digital Logic Project combines many advanced VHDL techniques including timers, seven segment display drivers, packages and functions, and state machines to create a simple game that tests a person's reaction time.

Quality

  • User Rating
  • Comments
  • Learning Exercises
  • Bookmark Collections
  • Course ePortfolios
  • Accessibility Info

More about this material

Comments

Log in to participate in the discussions or sign up if you are not already a MERLOT member.