Material Detail

Programmable Logic Devices: Simulation Lab 1

Programmable Logic Devices: Simulation Lab 1

This lab will present design entry, simulation, and prototyping with tools that are provided by Xilinx® ISE 9.1i for this purpose. We will show how a complete simple design circuit of the half adder can be directly entered into Xilinx® ISE 9.1i for synthesis, post synthesis simulation and timing analysis. Also, the design and creation of Half Adder symbol will be explained. We will show the implementation of more complex designs in future labs by running them through the design flow illustrated in this lab.

Quality

  • User Rating
  • Comments
  • Learning Exercises
  • Bookmark Collections
  • Course ePortfolios
  • Accessibility Info

More about this material

Comments

Log in to participate in the discussions or sign up if you are not already a MERLOT member.
hidden