Material Detail

A Multiprocessor Architecture Combining Fine-Grained and Coarse-Grained Parallelism Strategies

A Multiprocessor Architecture Combining Fine-Grained and Coarse-Grained Parallelism Strategies

A wide variety of computer architectures have been proposed that attempt to exploit parallelism at different granularities. For example, pipelined processors and multiple instruction issue processors exploit the fine-grained parallelism available at the machine instruction level, while shared memory multiprocessors exploit the coarse-grained parallelism available at the loop level. Using a registertransfer level simulation methodology, this paper examines the performance of a multiprocessor.

Quality

  • Editor Reviews
  • User Rating
  • Comments
  • Learning Exercises
  • Bookmark Collections
  • Course ePortfolio (1) Course ePortfolios
  • Accessibility Info

More about this material

Browse...

Disciplines with similar materials as A Multiprocessor Architecture Combining Fine-Grained and Coarse-Grained Parallelism Strategies

Comments

Log in to participate in the discussions or sign up if you are not already a MERLOT member.