Material Detail
Design MU0 - a simple microprocessor with FPGA
This tutorial will cover the design of a simple system-on-a-chip in VHDL, with an emphasis on the development and simulation of a testbench for the mu0 microprocessor. The mu0 and its associated RAM is treated as black boxes, and a testbench is developed around them. The VHDL design of the mu0 can be downloaded from the webpage.
Quality
- Selected For Peer Review
-
User Rating
- Comments (1) Comments
- Learning Exercises
- Bookmark Collections
- Course ePortfolios
- Accessibility Info
Gina Smith (Faculty)
Technical Remarks: