Material Detail

KVD (Karnaugh Veitch) Diagrams

KVD (Karnaugh Veitch) Diagrams

This page demonstrates KV diagrams and logic minimization. It is intended for our computer science undergraduate students. For a detailed explanation of KV (Karnaugh Veitch) diagrams see any standard computer science or electrical engineering textbook. The applets supports minimization in both disjunctive (AND-OR) and conjunctive (OR-AND) forms. Minimiziation of multiple-output functions, however, is only supported in disjunctive form. Includes tutorial and downloadable software.
Rate

Quality

  • User Rating
  • Comments
  • Learning Exercises
  • Bookmark Collections
  • Course ePortfolios
  • Accessibility Info

More about this material

Comments

Log in to participate in the discussions or sign up if you are not already a MERLOT member.